## Concurrent Systems, CSP, and FDR

Dyke Stiles & Don Rice <a href="mailto:dyke.stiles@ece.usu.edu">dyke.stiles@ece.usu.edu</a>

http://www.engineering.usu.edu/ece/
Utah State University
June 2001

July 5, 2001

Copyright G. S. Stiles 2001

### Concurrent Systems

Time-sliced examples:

- ◆ Multiple independent jobs
  - ◆ Operating system
    - comms, I/O, user management
  - ♦ Multiple users' jobs
- ◆ Multithreading within one job
  - ♦ C++

July 5, 2001

Copyright G. S. Stiles 2001

## Why Concurrent Systems Design??

- Many systems are naturally concurrent!!
- Better engineering:
  - ◆ Modularity
  - Simplicity
- Reliability & Fault Tolerance
- Speed on multiple processors

July 5, 2001 Copyright G. S. Stiles 2001

### **Concurrent Systems**

Multiprocessor examples:

- ◆ Distributed memory (messagepassing) systems (e.g, Intel, NCube)
- ◆ Shared memory systems (e.g., Sun)

July 5, 2001

Copyright G. S. Stiles 2001

## What Are Concurrent Systems?

Any system where tasks run concurrently

- ◆ time-sliced on one processor
- and/or on multiple processors

July 5, 2001 Copyright G. S. Stiles 2001

### Concurrent Systems


Example applications

Numerical computation on multiprocessors

- typically regular communication patterns
- relatively easy to handle

July 5, 2001

# Concurrent Systems Example applications Real-time systems on multiple processors • e.g., flight control, communications routers • irregular communication, often in closed loops • difficult to get correct • may be prone to deadlock and livelock®



### Concurrent Systems

Example applications

System routines on one multiprocessor node

- Manage multiple user tasks
- Manage communications
  - Route messages between tasks on node
  - Route messages to tasks on other nodes
  - Manage multiple links to other nodes
  - Manage I/O, interrupts, etc.

Inly 5, 2001

Concurrent Systems

Example applications
System routines on one multiprocessor node

Task Manager

Copyright G. S. Stiles 2001

## What Is "Difficult" About Concurrent Systems?

- Correctness
- Deadlock
- Livelock

July 5, 2001

OO1 Copyright G. S. Stiles 2001

### Why is Correctness an Issue?

- Multiple processes execute their instructions more or less at the same time.
- The actual operations may interleave in time in a great number of ways:
  - ◆ For n processes with m instructions, there are (nm)!/(m!)^n interleavings.
  - ◆ Two processes of 10 instructions each have 184,756 interleavings!!

July 5, 2001

Copyright G. S. Stiles 2001

July 5, 2001

## Correctness Example: the bank balance problem ATM: fetch balance

fetch balance
balance = balance - \$100
store balance
Payroll Computer:
fetch balance
balance = balance + \$1000

store balance

July 5, 2001

Copyright G. S. Stiles 2001 13

### Bank Balance


Only 2 of the twenty possible interleavings are correct!!


Concurrent systems <u>must</u> have some means of guaranteeing that operations in different processes are executed in the proper order.

July 5, 2001 Copyright G. S. Stiles 2001 16

### Bank Balance Original balance = \$1000 Interleaving 1: Payroll Computer <u>ATM</u> fetch \$1000 balance = \$1000 - \$100 $t_2$ $t_3$ store \$900 fetch \$900 $t_4$ balance = \$900 + \$1000 $t_5$ store \$1900 Final balance = \$1900: Correct! Copyright G. S. Stiles 2001 July 5, 2001

# Deadlock All processes stopped: • often because each is waiting for an action of another process • processes cannot proceed until action occurs





22

### Livelock

- Program performs an infinite unbroken sequence of internal actions
- Refuses (unable) to interact with its environment.
- Outward appearance is similar to deadlock but the internal causes differ significantly.
- Example: two processes get stuck sending error messages to each other.

July 5, 2001 Copyright G. S. Stiles 2001

### **CSP**

July 5, 2001

21

19

A process algebra -

Provides formal (mathematical) means and CASE tools for

- Describing systems of interacting concurrent processes
- Proving properties of concurrent systems
- Agreement with specifications
  - Deadlock freedom
  - Divergence freedom

Copyright G. S. Stiles 2001

### Concurrent Designs Requires:

- Means to guarantee correct ordering of operations
- Models to avoid and tools to detect
  - Deadlock
  - ◆ Livelock

July 5, 2001 Copyright G. S. Stiles 2001

### CSP Design Philosophy

- Complex applications are generally far easier to design as systems of
  - many small, simple processes
  - ◆ that interact only via explicit events.
- Unconstrained use of shared memory can lead to designs that
  - ◆ are extremely difficult to implement
- ◆ are not verifiable

July 5, 2001 Copyright G. S. Stiles 2001

### CSP: A Solution

Communicating Sequential Processes (CSP)

- ◆ Processes interact only via explicit blocking events.
  - Blocking: neither process proceeds until both processes have reached the event.
- ◆ There is absolutely no use of shared variables outside of events.
- ◆ Can be done with care from semaphores, wait, etc.


July 5, 2001

Copyright G. S. Stiles 2001

### CSP Design Example

Virtual Channel System

- ◆ Two processes must be able to send identifiable messages over a single wire.
- ◆ Solution: append channel identifier to messages, and wait for ack to control flow.



28

### **CSP** Design Example

Router: single process design

- ◆ Software state machine
- State variables are the message states:
  - ♦ 0: waiting to input
  - ♦ 1: waiting to send downstream
  - ♦ 2: waiting for ack
- ◆ Result: 3 x 3 = 9 state case statement

July 5, 2001

July 5, 2001

Copyright G. S. Stiles 2001

### CSP Design Example

Router: multiple process design

- One process to monitor each input and wait for the ack (these are identical)
- One multiplexer process to send the inputs downstream
- One demultiplexer process to accept and distribute the acks


July 5, 2001 Copyright G. S. Stiles 2001

25

27

## CSP Design Example Router: single process design Example case clause: (S0 = input0, S1 = input1): Read(channel0, channel1) If (channel0) write data.0 S0 = send0; Else write data.1 S1 = send1:

Copyright G. S. Stiles 2001



### CSP Design Example

Router: single process design

- Nine states not too bad, but complex enough to require care in the implementation.
- But: if we add another input, it goes to 27 states, and a fourth gives us 81 states!!!
- What are your odds of getting this right the first time?
- Would debugging 81 states be much fun???

July 5, 2001

Copyright G. S. Stiles 2001

# CSP Design Example Router: multiple process design Input process: While (true) read input; write input to Mux; wait for ack from DeMux; July 5, 2001 Copyright G. S. Stiles 2001

## CSP Design Example Router: multiple process design Mux process While (true) read (input0, input1) if (input0) write data.0 else write data.1;

Copyright G. S. Stiles 2001

July 5, 2001

## Formal Methods Formal methods: mathematical means for designing and proving properties of systems. Such techniques have been in use for decades in Analog electronics Filter design: passband, roll-off, etc Controls: response time, phase characteristics

Copyright G. S. Stiles 2001

July 5, 2001

# CSP Design Example Router: multiple process design DeMux process While (true) read ack; if (ack == 0) write ack0 else write ack1; July 5, 2001 Copyright G. S. Stiles 2001

# Formal Methods Digital design Logic minimization Logical description to gate design Formal language description of algorithm to VLSI masks (e.g., floating-point processor design) July 5, 2001 Copyright G. S. Stiles 2001 35

## CSP Design Example ■ Router:multiple process design; Summary ◆ Three processes – 4 lines each!! ◆ Add another input? ◆ Add one input process ◆ Mux modified to look at 3 inputs ◆ Demux modified to handle 3 different acks ■ Which implementation would you rather build?

# Formal Methods Two methods of formal design: • 1. Derive a design from the specifications. • 2. Assume a design and prove that it meets the specifications.

### **CSP**

- CSP: deals <u>only</u> with interactions between processes.
- CSP: does <u>not</u> deal (easily) with the internal behavior of processes.
- Hence other software engineering techniques must be used to develop & verify the internal workings of processes.

July 5, 2001

Copyright G. S. Stiles 2001

### CSP Example

37

39

A practical example: a simple pop machine accepts a coin, returns a can of pop, and then repeats:

- $\bullet$  PM = coin  $\rightarrow$  pop  $\rightarrow$  PM
- ◆ Note the recursive definition which is acceptable; substituting the rhs for the occurrence of PM in the rhs, we get
- $\bullet PM = coin \rightarrow pop \rightarrow coin \rightarrow pop \rightarrow PM$
- ◆ (RT processes are often non-terminating.)

July 5, 2001 Copyright G. S. Stiles 2001


### **CSP**

The two components of CSP systems:

- ◆ Processes: indicated by upper-case:P, Q, R, ...
- ◆ Events: indicated by lower-case: a, b, c, ...

July 5, 2001

Copyright G. S. Stiles 2001



### **CSP**


Example: a process *P* engages in events *a*, *b*, *c*, *a*, and then *STOP*s:


$$P = a \rightarrow b \rightarrow c \rightarrow a \rightarrow STOP$$


" $\rightarrow$ " is the *prefix* operator;


STOP is a special process that never engages in any event.


July 5, 2001














## We thus have three processes, each of which has an alphabet of events in which it can engage: DataSampler: ASa = {data\_ready, get\_data} DataAq: ADA = {data\_ready, get\_data, send\_data} DataStore: ASt = {send\_data} The entire alphabet of the composite process is denoted by ∑cipyrighr G. S. Stilles 2001

### **CSP**

- The entire data acquisition system would be indicated by the alphabetized parallel composition of the three processes: DAS = DataSample <sub>ASa</sub>||<sub>ADA</sub> DataAq <sub>ADA</sub>||<sub>ASt</sub>
- Two processes running in alphabetized parallel with each other must agree (synchronize) on events which are common to their alphabets.

uly 5, 2001 Copyright G. S. Stiles 2001

### CSP Details

Traces of DataAq:

July 5, 2001 Copyright G. S. Stiles 2001

### **CSP Details**

### Traces

- The traces of a process is the set of all possible sequences of events in which it can engage.
- ◆ The traces of *Data\_Store* are simple:
  - {<>, <send\_data><sup>n</sup>, 0 ≤ n ≤ ∞}
  - ♦<> is the empty trace.

July 5, 2001 Copyright G. S. Stiles 2001

### **CSP Details**

- Traces specify formally what a process <u>can</u> do - if it does anything at all.
- This is a safety property: the trace specification should not allow any unacceptable operations (e.g., we would not want to allow two stores without an intervening new sample; thus <...send\_data, send\_data...> is ruled out.

July 5, 2001 Copyright G. S. Stiles 2001 53

### **CSP Details**

### Traces

DataAq can have engaged in no events, or any combination of the events data\_ready, get\_data, and send\_data in the proper order:

July 5, 2001 Copyright G. S. Stiles 2001 51

### **CSP Details**

- Traces do not <u>force</u> a process do anything.
- We force action by <u>limiting</u> what a process can <u>refuse</u> to do. This is a <u>liveness</u> property.

July 5, 2001 Copyright G. S. Stiles 2001 54

### **CSP Details**

- refusal set: a set of events which a process can refuse to engage in regardless of how long they are offered.
- E.g., the refusal set of *DataAq* after it has engaged in *data\_ready* is {*data\_ready*, *send\_data*}.


July 5, 2001 Copyright G. S. Stiles 2001 55

### **CSP Details**

### **Failures**

E.g., *DataAq* cannot fail to accept a new *data\_ready* event after a complete cycle; its failures <u>cannot</u> contain (< data\_ready, get\_data, send\_data><sup>n</sup>, {data\_ready}).

July 5, 2001 Copyright G. S. Stiles 2001



### **CSP** Details

- traces: specify what <u>can</u> be done
- failures: specify allowed failures
- Together, these guarantee that the appropriate things *will* be done.
- We have only to prevent deadlock and livelock...

July 5, 2001 Copyright G. S. Stiles 2001 59

### **CSP** Details

- A failure is a pair (s, X), where s is a trace and X is the set of events which are refused after that trace.
- We force a process to do the right things by specifying the acceptable failures - thus <u>limiting</u> the failures it can exhibit.

July 5, 2001 Copyright G. S. Stiles 2001 57

### **CSP** Details

### Deadlock freedom:

A system is deadlock free if, after any possible trace, it cannot refuse the entire alphabet  $\Sigma$ :

 $\forall s. (s, \Sigma) \notin failures(DAS)$ 

July 5, 2001 Copyright G. S. Stiles 2001 60

### CSP Details

Livelock (divergence) freedom:

• divergences of a process:

the set of traces after which the process can enter an unending series of internal

◆ A system is divergence free if there are no traces after which it can diverge:

 $divergences(DAS) = \{\}$ 

July 5, 2001

Copyright G. S. Stiles 2001

### CSP Details

Refinement of a design problem:

- ◆ Initial specification:
  - very general (often highly parallel)
  - correctness easy to verify.

verify that a particular implementation (whose correctness may not be obvious) properly refines the original specification.

July 5, 2001

Copyright G. S. Stiles 2001

### CSP Details

- A complete specification:
  - Acceptable traces
  - Acceptable failures
  - Deadlock freedom
  - Divergence freedom
- These properties can be checked by rigorous CASE tools - from FSE Ltd.

July 5, 2001

Copyright G. S. Stiles 200

### **CSP Details**

Algebraic manipulations

- ◆ Objects and operations within CSP form a rigorous algebra.
- Algebraic manipulations:
  - demonstrate the equivalence of processes
  - transform processes into ones that may be implemented more efficiently.

July 5, 2001

Copyright G. S. Stiles 2001

### CSP Details

### Refinement

- ◆ A specification is often a process that exhibits all acceptable implementations which may be overkill, but easy to state.
- ◆ Implementation Q refines specification P  $(P \sqsubseteq Q)$  if:
  - Q satisfies the properties of P:
    - the traces of Q are included in the traces of P:
    - the failures of Q are included in the

July 5, 2001

failures of rife G. S. Stiles 2001

### **CSP Details**

Algebraic manipulations: simple laws

 Alphabetized parallel composition obeys commutative laws

 $P_A \parallel_B Q = Q_B \parallel_A P$ 

and associative laws

 $(P_A | l_B Q)_B | l_C R = P_A | l_B (Q_B | l_C R)$ 

and many, many more...

July 5, 2001

### **CSP** Details

Algebraic manipulations: step laws *Step* laws:

convert parallel implementations into equivalent sequential (single-thread) implementations:

July 5, 2001

Copyright G. S. Stiles 2001

### **CSP Tools**

### ProBE

Process Behaviour Explorer

- Allows manual stepping through a CSP description
- ◆ Shows events acceptable at each state
- Records traces
- Allows manual check against specifications

July 5, 2001

Copyright G. S. Stiles 2001

### CSP Details

Step law example:

Assume  $P = ?x:A \rightarrow P'$  and  $Q = y:B \rightarrow Q'$   $P_A|_B Q = ?x:(A \cup B) \rightarrow P'_A|_B Q'$   $\not\leftarrow x \in (A \cap B) \not\rightarrow P'_A|_B Q$  $\not\leftarrow x \in A \not\rightarrow P_A|_B Q'$ 

Repeated application results in a <u>sequence</u> of events.

July 5, 2001

Copyright G. S. Stiles 2001

### **CSP Tools**

FDR (a model checker)

Failures - Divergences - Refinement Mathematically tests for:

- Refinement of one process against another
  - -Traces
  - -Failures
  - -Divergences
- Deadlock freedom

Discourse for

July 5, 2001

Divergence freedom

71

### CSP Details

Sequentialization

◆ The parallel composition of the *DataAq* and *DataStore* can be sequentialized - which may be more efficient on a single processor:

 $\begin{array}{l} \textit{DataAq}_{\textit{ADA}} |_{\textit{ASt}} \textit{DataStore} = \textit{DaDst} = \\ \textit{data\_ready} \rightarrow \textit{get\_data} \rightarrow \textit{send\_data} \rightarrow \\ \textit{DaDst} \end{array}$ 

◆ The CASE tools will verify that the sequential version refines the concurrent version

Version.
July 5, 2001 Copyright G. S. Stiles 2001

### **CSP** Compatibility

- "My work group uses the (Yourdon, Booch, UML, PowerBuilder, Delphi... software development system); can I still use CSP?"
- Certainly CSP can be used wherever you design with processes that interact only via CSP-style explicit events.

July 5, 2001

Copyright G. S. Stiles 2001

### **CSP** Compatibility

"CSP seems to be based on message passing; Can I use it with locks, critical sections, semaphores, mutexes and/or monitors???"

Absolutely! As long as your processes interact only via explicit locks, mutexes, etc., CSP can describe them - and prove them.

July 5, 2001

Copyright G. S. Stiles 2001

### **CSP Mutex**

### Weaknesses:

75

73

- Compiler does not require use of mutex to access shared variables.
- ◆ A process may neglect to release the mutex, thus holding up further (proper) accesses.

July 5, 2001

Copyright G. S. Stiles 2001

### **CSP Mutex**

Modeling of shared-memory primitives Mutex:

> claim mutex1; modify shared variable; release mutex1;

July 5, 2001 Copyright G. S. Stiles 2001

### CSP Mutex

A more robust version that allows only the process making the claim to complete the release:

RMutex =

claim?ProcID® release!ProcID

Rmutex

July 5, 2001 Copyright G. S. Stiles 2001

### CSP Mutex

A CSP mutex process:

Mutex1 =

 $claim \rightarrow release \rightarrow Mutex1$ 

The process will not allow a second claim until a prior claim has been followed by a release.

July 5, 2001

Copyright G. S. Stiles 2001

### **CSP Mutex**

Use of the robust mutex:

Proc 29:

claim!29;

modify shared variable;

release?29;

July 5, 2001 Copyright G. S. Stiles 2001


# CSP Mutex The way it should be done: the shared variable is modifiable only by a single process (which allows a read as well): Robust(x) = ModifyX!y ® Robust(x + y) readX?x ® Robust(x) July 5, 2001 Copyright G. S. Stiles 2001 79


```
Summary 1
        Thirty+ years of experience shows that
           ◆ Complex applications are generally far
             easier to design as systems of

 many (2 – 2000) small, simple

                processes
              ◆ that interact <u>only</u> via explicit events.
           ◆ Careless use of shared memory can lead
             to designs that
              • are extremely difficult to implement
              • are not verifiable
              ♦ are wrong!
        July 5, 2001
                           Copyright G. S. Stiles 2001
                                                          82
```

# Semaphores Definitions ((x;): operation x is atomic) Claim semaphore s: P(s): áawait (s > 0) s = s - 1;ñ Release semaphore s: V(s): ás = s + 1;ñ July 5,2001 Copyright G. S. Stiles 2001 80





# CSP Applications Real-time & embedded systems Communications management Communications security protocols Digital design – from gate-level through FPGAs to multiple systems on a chip Parallel numerical applications Algorithm development July 5, 2001 Copyright G.S. Stiles 2001 84

### Example: Ring Network Router

Don Rice, Bin Cai, Pichitpong Soontornpipit ECE 6750 Class Project http://www.engineering.usu.edu/ece/ Utah State University

July 5, 2001 Copyright G. S. Stiles 2001

### Design Procedure

- Began with two -node topologies in CSP
- Used ProBE and FDR to explore designs
  - ◆ Identified deadlock scenarios
  - ◆ Verified deadlock-free design
- Implemented application with Java CTJ
- Ported to JCSP applet

July 5, 2001 Copyright G. S. Stiles 2001


### Ring Network Description

- Three nodes connected in a ring topology
- Two inputs and two outputs per node
- One transmit/receive pair between nodes
- Input must be acknowledged by destination before additional input is accepted
- Error-free network: packets are not lost, damaged, or duplicated


July 5, 2001 Copyright G. S. Stiles 2001


### Two-Input/Two-Output Node

■ Inputs upin0, upin1 accept data value and destination ID [0,5]



Data flows on solid lines (e.g., uptodown bus,) acknowledgments flow on dashed lines (e.g., downtoup bus)






### Sample Code from "UpHandler" Java processes developed from CSP are typically very simple. public void run() intArray packet = null; // packet from test source class ChanIO UpH = new ChanIQ" UpHandler "+ldentity); // IO wrapper intack = 0; // acknowledgment from destination boolean Running = true; // allow for external control someday // Repeatedly read data and pass it on: while(Running) packet = UpH .Read(input, "d.d"); //Read destination, data from test source UpH .Write(output, packet, "d.d"); //Write destination, data toMux ack = UpH.Read(ackin, "ack"); // Wait forack fromUpCntrl } // End run Read() and Write() methods were wrappers for CTJ try/catch clauses; wrappers were converted to JCSP with little impact on router functions. Copyright G. S. Stiles 2001

### Conclusions

- Design in CSP with FDR testing and verification provides confidence not possible with Java trial-and-error testing
- Model optimization was critical to operate FDR in student lab environment
- Conversion from CSP to Java CTJ or JCSP is largely cut-and-paste exercise once basic examples are provided... (designers had little prior Java experience)


Copyright G. S. Stiles 2001



## Related USU Projects

- Creation of Java code directly from CSP E.g., the simple router
- Automatic conversion of CSP from parallel to sequential
- Compilation of Java to VHDL/FPGA
- Analysis of autonomous vehicle software
- Analysis of internet protocols

Copyright G. S. Stiles 2001



### Courses: ◆ Concurrent Programming (under Win32) Fall ECE 6750 • Concurrent Systems Engineering I (CSP I; Java) Spring · Concurrent Systems Engineering II (CSP II; Java, · Add real-time specifications Alternate Falls